

# Hardware-Manual of Bio@Fox

Thomas Maeke

May 31, 2007

Version 0.13

# Contents

<b>1</b>	<b>Introduction</b>	<b>3</b>
<b>2</b>	<b>Hardware</b>	<b>5</b>
2.1	Interfaces . . . . .	5
2.1.1	Connector positions . . . . .	7
2.1.2	Connector P2, P23 . . . . .	8
2.1.3	VCC-, Groundpositions, Microfluidic-device-Adapter, P9, P11 . . . . .	9
2.1.4	Temperature control . . . . .	10
2.1.5	Controller for the AOTF controller (preliminary) . . . . .	11
2.2	BOM. . . . .	11
2.2.1	Case connectors . . . . .	13
2.3	Schematics . . . . .	13
2.3.1	Toplevel . . . . .	13
2.3.2	Foxboardconnection . . . . .	14
2.3.3	FPGA Block . . . . .	15
2.3.4	RS-232 Block . . . . .	16
2.3.5	Power Block . . . . .	17
2.3.6	Sensor Block . . . . .	18
2.3.7	Changes . . . . .	19
2.4	Layouts . . . . .	20
2.4.1	Top . . . . .	20
2.4.2	Bottom . . . . .	21
2.4.3	Drawings . . . . .	22
2.4.4	Component top . . . . .	23
2.4.5	Component bottom . . . . .	24
2.5	Foxboard . . . . .	25
2.5.1	Schematics . . . . .	25
2.5.2	Drawing . . . . .	27
2.5.3	Connectors . . . . .	28
<b>3</b>	<b>Software/Firmware</b>	<b>30</b>
3.1	Foxboard . . . . .	30
3.1.1	Devicedriver . . . . .	30
3.1.2	Programmers API . . . . .	30
3.1.2.1	ProScan driver . . . . .	30
3.1.2.2	MMT pump driver . . . . .	30
3.1.2.3	Temperature/PWM driver . . . . .	30
3.1.2.4	I2C driver . . . . .	30
3.1.2.5	Microfluidic chip driver . . . . .	30
3.1.2.6	Z-stage trigger driver . . . . .	30
3.1.2.7	Camera sync . . . . .	30
3.1.3	Tools . . . . .	30
3.2	FPGA . . . . .	30
3.2.1	Constraints . . . . .	31
3.2.2	Tools . . . . .	31

# Chapter 1


## Introduction

This manual is meant for hard- and software-developers working on and with BioMIPs new control device Bio@Fox. It is the central device for connecting to the electronic microfluidic chip and many other devices needed for microfluidic and fluorescent microscopy.

The controller board Bio@Fox is composed of an embedded 100MHz microcontroller pcb (foxboard) running Linux as operating system and an interface pcb with peripherals and converter to connect to the outside equipment.

As main peripheral component the Xilinx FPGA XC3S100E connects to the foxboard and controls most of the other components. It directly connects the microfluidic FPGA, controls the two A/D-converter (UTI03), drives the three optoisolated H-bridges through PWMs, addresses the AOTF-controller via I2C-bus, triggers the Z-stage and can be synchronized by a camera. Thus allows all processes together with the software running in the foxboard acting in realtime. E.g.: at the end of an image aquisition, a camera sync pulse leads to a change of the laser color or intensity and the z-stage can move synchronously. At the same time the electrodes in the microfluidic can pulse and the temperature is performed.

With over 40 individually controllable digital I/O pins with at least five different I/O standards each make this board an ideal and cheap tool for complex system-integration tasks. A programmable Voltage controller allows different Vcc for these pins (1.2V, 1.7V, 1.8V, 2.5V, 3.3V) which offers an alternative peak voltage for the electrodes in the microfluidic.




Sld: fox\_env.fig.v 1.1 2007/05/31 12:58:53 tmaeke Exp tmaeke S

The figure illustrates how the Bio@Fox device connects other equipment with different interfaces within a microfluidic

and microscopy environment.

# Chapter 2

# Hardware




## 2.1 Interfaces

Interfaces of Bio@Fox:

type	no	comment	connector (no of pins)	pcb-id	see
RS-232	3	(foxboard) J3 used as console	DSUB-9	J1,J2,J3	2.3.4
Pt1000	3	internal Reference 1000Ohm	jumper 5 pin	P6,P7,P8	2.1.4
A/D	3	for up to 3 R or 3 C meas.	jumper 5 pin	P3,P4,P5	2.1.3
PWM	3	4A 40V H-bridges	jumper 3 pin	K3,K4,K5	2.1.4
USB	2	(foxboard)	USB type A	foxJ3,foxJ5	2.5.2
Ethernet	1	(foxboard)	RJ-45	foxJ11	2.5.2
I2C	1	Hardware (fast)	jumper 3 pin	P23	2.1.2
I2C	1	Software (slow)	jumper 3 pin	P23	2.1.2
JTAG	1	for FPGA	jumper 7 pin	P9	2.1.3
FPGA	1	for FPGA dowload	jumper 7 pin	P11	2.1.3
Sync In	1	camera sync	1pin	P23	2.1.2
Trigger Out	1	z-stage trigger	1 pin	P23	2.1.2
Opto I/O	1	1 in, 1 out	2 pin	P22	2.3.5
FPFA I/O	1	for microfluidic-FPGA control	20 pin flex	P24	2.3.1
GP I/O	1	includes FPFA pins	40 pin flex/jumper	P2,P13	2.1.2
Test I/O	1	test-pins and internal signals	26 pin jumper	P23	2.1.2


J10 from foxboard directly connects to P10 of the interfaceboard.

## 2.1.1 Connector positions







## 2.1.2 Connector P2, P23



## 2.1.3 VCC-, Groundpositions, Microfluidic-device-Adapter, P9, P11




2006/07/19

**RUB BioMIP**


VControl 1.1

Std: fox\_v1.1.Fig.v1.3.2006/08/03 11:57:17 Immake Exp Immake 5

## 2.1.4 Temperature control



## 2.1.5 Controller for the AOTF controller (preliminary)



## 2.2 BOM


value	case	references
XC3S100E-TQ144	TQ144	U14

UTI03-SOIC18	SOIC18-WIDE	U12 U13
TLE5205-2-P-TO22	P-TO220-7-11	U9 U10 U11
PC847	16dip300	P19 P20 P21
NPN	SOT23EBC	Q2 Q3 Q4
MAX232	SOIC16	U6 U7 U8
LM317_SOT223	SOT223_LM317	U15 U16 U17
ASFL1_33VDC	CCO_ASFL1	U2
AEE01AA18	AEE01AA18	U1
78L05	TO-92	U18
LED	LEDV	D1 D2 D3 D4 D5
DIODE	DO_213AB	D7 D8
DIODE	D5	D6
TST	PINTST	P31
TEL-CONN	tel-con_simple	K3 K4 K5
JUMPER	LEDV	JP1
DC20-09	DC20-09	K2
DB9	DB9-freestand	J1 J2 J3
HE10-26	he10-26c	P23
FOX-BOARD_J7	foxboard-40pin	P15
FOX-BOARD_J6	foxboard-40pin	P14
FLEX_40	Molex-40pin	P13
CONN-POW	tel-con_simple	K1
CONN_6	SIL-6	P9 P10 P11
CONN_5	SIL-5	P3 P4 P5 P6 P7 P8
CONN_20X2	he10-40c	P2
CONN_20	FSI20-upside-down	P25 P27
CONN_20	CONN20_SMD	P24 P26 P28 P29 P30 P32
CONN_1	PINTST	P33 P34 P35 P36 P37 P38 P39 P40 P41
CONN_12	SIL-12	P22
4,7K	SU1206_v	R56
4,7K	SM0805_v	R18 R19 R36 R37 R38 R39 R40 R41 R42 R43 R44 R46 R47 R69 R70 R71
47K	SM0805_v	R12 R13 R14 R68
470	SU1206_v	R24
470	SM0805_v	R2 R3 R4 R5 R11 R27 R28 R29
3,3K	SU1206_v	R50
330	SM0805_v	R67
270	SU1206_v	R23 R26 R52
270	SM0805_v	R30 R31 R32 R33 R34 R35 R45
240	SU1206_v	R20 R21 R22
220	SM0805_v	R66
1K	R3	R9
1K	SU1206_v	R8 R25
1,2K	SU1206_v	R51
10	SM0805_v	R48 R49
100	SM0805_v	R1 R53 R54 R55 R57 R58 R59 R60 R61 R62 R63 R64 R65
220uF	C5V10	C40 C41 C42 C61
47uF	SM1210L_v	C43 C44 C45 C46 C47 C48 C49 C50 C51 C52 C53 C54 C58 C59 C60 C70 C71
4,7uF	SM1210L_v	C38 C39
100nF	SM0805_v	C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C30 C31 C32 C33 C34 C35 C36 C37 C55 C56 C57 C62 C63 C65 C66


## 2.2.1 Case connectors

## 2.3 Schematics


### 2.3.1 Toplevel



## 2.3.2 Foxboardconnection




## 2.3.3 FPGA Block



Added further resistors for stabilization of power  
 Replaced wrong LM317-library-symbol into LM317-SOT223  
 Ver. 1.0 by UT  
 by Thomas Maake, Thomas Palutke and Uwe Tangen  
 BioMIP  
 Title: V-Control Power-Block  
 Size: A3 Date: 20 Jun 2006  
 Rev: 1.01  
 Sheet: 6/8  
 KtCad E.D.A.




### 2.3.4 RS-232 Block




Ver. 1.0 by UT  
 by Thomas Maeske, Thomas Palutke and Uwe Tangen  
 BioMIP  
 Title: V.Control RS232-Block  
 Size: A3 Date: 20 Jun 2006  
 KtCad E.D.A.  
 Rev: 1.0  
 Sheet: 5/8

## 2.3.5 Power Block



Added further resistors for stabilization of power  
 Replaced wrong LM317-library-symbol into LM317-SOT223  
 Ver. 1.0 by UT  
 by Thomas Maake, Thomas Palutke and Uwe Tangen  
 BioMIP  
 Title: V-Control Power-Block  
 Size: A3 Date: 20 Jun 2006  
 KtCad E.D.A.  
 Rev: 1.01  
 Sheet: 6/8

## 2.3.6 Sensor Block



## 2.3.7 Changes

- 2005 05 28 Added pullup resistors to buses of VCC-wire-converters
- 2005 05 28 Changed meaning of "INT\_LED" which now is shining when "INT" is high and added serial resistor of 100 ohm
- 2005 05 12 Added jumper J61 to allow JTAG-mode configuration of FPGA
- 2005 05 14 Added load-resistor to DC/DC-converters to alleviate problems with Xilinx-power-plain-coupling
- 2005 05 14 Added CL1-CTL1 of configuration to FDX-board-17-pin-4-CTL5 and removed it from IDME-pin at FPGA
- 2005 05 14 Moved VCC-wire-control from FPGA to FDX-board (16-pin-39, 16-pin-86, 16-pin-87, 16-pin-15)
- 2005 05 14 Added test-pin for board clock (10-pin-27, 16-pin-86, 16-pin-87) to FPGA (pin 87, 88, 91)
- 2005 05 14 Removed CTL19 net because of pin-initiate (pin-129) wires to I/O-pins at the FPGA-pin-125 and pin-126
- 2005 05 14 Moved CS1\_B wire from FDX-board (CTL10) to FDX-board (CTL2) because of blockage enable of outputs
- 2005 05 14 Added serial resistors between 3.3V and 2.5V inputs during loading to avoid high-currents due to shunt diodes
- 2005 05 14 Added FDS-net from FDX-12 pin-18 to FDX-16 pin-39
- 2005 05 14 Removed FDS-net because of pin-initiations of FDX-board
- 2005 05 14 Updated package SOTC18-V1E to correct UUT-package
- 2005 05 14 Added a shunt-diode on adapter board to avoid false polarity connections
- 2005 05 14 Added connection-bridges at adapter voltage-supply to allow different fixed voltage levels
- 2005 05 18 Exchanged 7.5 3V-output at F1ea2-connection with VCC-wire to allow variable outputs with Spartan 3E FPGAs on Biomodules
- 2005 05 21 Fixed a bug concerning the pin-name of the USB1 regulators (exchange pin 1 and 3)

Ver 1.1  
BioMIP

Title: Changes from Version 1.0 to Version 1.1



Size: 23 | Date: 21 Jun 2005

Rev: V1.1 | Sheet: 2/8


Kilad E. J. A.

## 2.4 Layouts


### 2.4.1 Top




## 2.4.2 Bottom



### 2.4.3 Drawings




## 2.4.4 Component top






## 2.4.5 Component bottom



# 2.5 Foxboard

## 2.5.1 Schematics



ACME SYSTEMS

ACME SYSTEMS Srl  
 00198 Roma - Italy - Via Adria, 111  
 Tel Code: 06114531884  
 Fax: +39 062323211508  
 E-mail: info@acmesystems.it  
 Web Site: www.acmesystems.it

THE COPYRIGHT OF THIS DRAWING IS RESERVED BY ACME SYSTEMS srl

File Name: 11023011780-SCH

Time: 11:11:36

Author: S. Gentile

Sheet 1 of 2

Rev: 0

Size: A3

Customer Number: CDM1


Drawing Number: 110.100.117.00

Rev: 0

Sheet: POWER - USB

Title: CORE MODULE FOX

PCB1




Rev. #	Revision note	Drawn by	Checked by	Approved by	Date
5					
4					
3					
2					
1					

Title: CORE MODULE FOX	
Sheet: ETTRAX - ETHERNET - I/O	
Size: A5	Customer Number: 110-100-117-00
Rev: 0	Drawing Number: CDM1
Date: Wed Jan 05, 2005	Time: 11:11:36
Author: S. Gentile	File name: 11020011700.SCH

ACME SYSTEMS srl  
 Via G. Cesare 11  
 36060 Montebelluna (TV)  
 Tel. +39-0423-3211589  
 Fax +39-0423-3211589  
 Web Site: www.acmesystems.it

2.5.2 Drawing



Fox mechanical drawing.

[www.acmesystems.it](http://www.acmesystems.it)



A		B		C		D		E							
USB	SCSI WIDE	SCSI 8bit	General I/O	ATA-IDE	Parallel Ports	Serial Ports Asynch I2C	Axis Pin	J7	Serial Ports Asynch I2C	ATA-IDE	Parallel Ports	General I/O	SCSI 8bit	SCSI WIDE	USB
---	SOD14	SIDA	IO22	D14	P1D6/P0D14	---	GND	1	---	IO23	P1D7/P0D15	IO23	SIDA	SOD15	---
---	SOD12A	SIDA	IO20	D12	P1D4/P0D12	---	G18	3	---	IO21	P1D5/P0D13	IO21	SIDA	SOD13	---
---	SOD10A	SIDA	IO18	D10	P1D2/P0D10	---	E19	5	---	IO19	P1D3/P0D11	IO19	SIDA	SOD11	---
---	SOD8A	SIDA	IO16	D8	P1D0/P0D8	---	G17	7	---	IO17	P1D1/P0D9	IO17	SIDA	SOD9A	---
usb2_vtn0	SUENHDS	STBSV	IO28	D10W3	P1STR	---	J17	9	---	IO29	P1DAT/AOE	IO29	SURST	---	---
---	STOE	STOE	IO23	EXOE	P1INIT	---	A20	11	---	IO28	---	IO28	SURST	usb2_vtl	---
usb2_speed	STACK	STACK	IO28	D10W1	P1SELINI	---	E20	13	---	IO27	P1AUTOFD	IO27	STATN	usb2_v00	---
usb2_vp	STCD	STCD	IO28	DMACK3	P1ACK	---	E18	15	---	IO27	---	IO27	STATN	usb2_rcv	---
---	SOP1A	SIEA	IO24	---	P1FAULT	---	E17	17	---	IO29	P1PERR	IO29	SIMSG	usb2_oe1	---
usb1_speed	---	---	---	DMACK1	---	---	E19	19	---	IO00	---	IO00	SOP1	---	---
usb1_oe1	---	---	---	---	SS1_OUT1 / TXD1	---	W20	21	---	---	---	---	---	---	---
---	---	---	---	---	SS1_OUT1 / TXD1	---	U19	23	---	---	---	---	---	---	---
---	---	---	---	---	SS1_OUT1 / TXD1	---	Y10	25	---	---	---	---	---	---	---
---	---	---	---	---	---	---	+5V	27	---	---	---	---	---	---	---
---	---	---	---	---	---	---	---	29	---	---	---	---	---	---	---
---	---	---	---	---	---	---	---	31	---	---	---	---	---	---	---
---	---	---	---	---	---	---	---	33	---	---	---	---	---	---	---
---	---	---	---	---	---	---	---	35	---	---	---	---	---	---	---
---	---	---	---	---	---	---	---	37	---	---	---	---	---	---	---
---	---	---	---	---	---	---	---	39	---	---	---	---	---	---	---
---	---	---	---	---	---	---	---	40	---	---	---	---	---	---	---
CONN40A															
<p>Og27 on pin D19 is NOT an error. For backward compatibility when ATA-IDE peripheral is selected, pin D19 is switched to Og27 function.</p>															

ACME Systems SFL

Title Fox Board J7 Complete Connector Description

Size A Document Number Rev 2.0

Date: Friday, June 24, 2005 Sheet 1 of 1

# Chapter 3

## Software/Firmware

### 3.1 Foxboard

For Foxboard development issues see: [www.acmesystems.it](http://www.acmesystems.it) <http://www.acmesystems.it/?id=14>

#### 3.1.1 Devicedriver

see:

etraxgpio.h  
gpio\_vc11.c

#### 3.1.2 Programmers API

see:

vcontrol1\_v.h (this is derived from vcontrol.v, see 3.2)  
fox\_io.c fox\_io.h  
bio\_xcs.c bio\_xcs.h  
xcs\_acc.c xcs\_acc.h  
fpga\_file.c fpga\_file.h  
vc\_fpga.c vc\_fpga.h  
vc\_fpga\_func.c vc\_fpga\_func.h  
vc\_xyf.c vc\_xyf.h  
ng\_xcs\_vc.c ng\_xcs\_vc.h

##### 3.1.2.1 ProScan driver

##### 3.1.2.2 MMT pump driver

##### 3.1.2.3 Temperature/PWM driver

units

##### 3.1.2.4 I2C driver

##### 3.1.2.5 Microfluidic chip driver

##### 3.1.2.6 Z-stage trigger driver

##### 3.1.2.7 Camera sync

#### 3.1.3 Tools

make fox  
create\_mpeg

### 3.2 FPGA

For FPGA programming see: XILINX [www.xilinx.com](http://www.xilinx.com)

see:

vcontrol1.v  
i2c.v

### **3.2.1 Constraints**

see:

vcontrol1.ucf

### **3.2.2 Tools**

make vcontrol fpga



# Bibliography

www.xilinx.com  
www.acmesystems.it  
www.linux.org  
andor proscan xyf, camera  
mmt pump  
pi.com z-stage  
tle5204, infineon  
uti03, smartec  
max232, maxim  
lm317, national semi  
dc/dc ??  
Flex, Molex